

Status of IP Fast Feedback Prototype

Philip Burrows
*John Adams Institute
Oxford University*

- **FONT4 tests at KEK/ATF**
- **EM background tests at SLAC/ESA (T-488)**


FONT: Feedback On Nanosecond Timescales

Oxford + Daresbury:

**Philip Burrows
Glenn Christian
Hamid Dabiri Khah
Tony Hartin
Alexander Kalinin
Colin Perry
Vice Glen White**

**Graduate students:
Christine Clarke
Christina Swinson
Ben Constance**


SLAC, KEK, DESY, CERN





P.N. Burrows

ECFA/GDE Meeting, BDIR session, Valencia, 9/11/06

IP Intra-train Feedback Concept






P.N. Burrows

Seryi
ECFA/GDE Meeting, BDIR session, Valencia, 9/11/06


ILC digital feedback prototype (FONT4)



FONT4: latency budget

- Time of flight kicker – BPM: 7ns
- Signal return time BPM – kicker: 15ns
- Irreducible latency: 22ns
- BPM processor: 7ns
- ADC/DAC (3.5 89 MHz cycles) 40ns
- Signal processing (8 357 MHz cycles) 25ns
- FPGA i/o 3ns
- Amplifier 40ns
- Kicker fill time 3ns
- Electronics latency: 118ns
- Total latency budget: 140ns


FONT4 hardware



FONT beamline at KEK ATF


(1.3 GeV 3-bunch train w. spacing c.150ns)

BPM processor board



FEATHER
kicker


Amplifier/FB board



P.N. Burrows

ECL

FONT4 initial beam tests (June 2006)



FONT4 test plan

June 2006:

1st test of PCB version of analogue BPM processor
2nd tests of digital FB: timing, synchronisation, triggering,
gain adjustment in FPGA
(ADC clocking @ $714/10 = 71$ MHz)

November 2006:

3rd tests of digital FB: ADC clocking @ $357/4 = 90$ MHz
2nd tests of (modified) PCB BPM processor

January – March 2007:

1st test of FONT4 amplifier
Closed-loop FB

2007-2008:

Develop into ‘turnkey’ system

2009-2010:

Deploy x, x', y, y' system at ATF2

Oxford test bench setup



P.N. B

11/06


Oxford test bench setup




P.N. B

11/06


ILC interaction region




Nominal IP feedback hardware locations




Nominal IP feedback hardware locations




Pair-induced EM backgrounds




Pair-induced EM backgrounds




FONT Test Module for ESA



Material model
of ILC outgoing
beamline




FONT Test Module (T-488)





Beam →




Installation
at ESA







Beam scan across module (12 Jul 06)



107 beam**



**Noticeable
degradation
of signals**



Modelling in progress


ECFA/GDE Meeting, BDIR se:

Modelling of ESA data


- Primary beam simulation and transport (MAD)
- Generate showering in module (GEANT3); track shower particles to BPM
- Simulate response of BPM to noise hits

Beam scan across module

Total charges at upstream end




Modelling of noise on BPM strips




Simple time-of-flight analysis

Primary beam signal





Example of noise
(for illustration only)



Simulated signal + noise results (work in progress)



Signal and Noise signals BPM2 spot size 1mm, x=1.4,y=0 offset





Signal and Noise signals BPM3 spot size 1mm, x=1.4,y=0 offset




Signal and Noise signals BPM4 spot size 1mm, x=1.4,y=0 offset



Example showing beam scan vs. data



Details seem to matter



**Study of copper vs steel
striplines**
(5000 input electrons)

**Watch this space for
further developments...**
**Particle Studio code
being used for better
signal modelling**