LCFI Status Report: Vertex Detector R&D

Konstantin Stefanov CCLRC Rutherford Appleton Laboratory

ECFA 2006, Valencia

- Brief introduction
- Vertex Detector R&D
 - Column-Parallel CCDs
 - In-situ Storage Image Sensors
- Mechanical support studies
- ✤ Plans

Introduction

What is required for the vertex detector at ILC:

- Excellent point resolution (3.5 μm), small pixel size = 20 μm, close to IP
- Low material budget (\leq 0.1% X_0 per layer), low power dissipation
- Fast (low occupancy) readout challenging, two main approaches
- Tolerates Electro-Magnetic Interference (EMI)

What LCFI has done so far:

- Made 2 generations of Column Parallel CCDs: CPC1 and CPC2
- In-situ Storage Image Sensor proof of principle device ISIS1 designed and tested
- CMOS readout chips for CPC1/2: 2 generations, bump bonded to the CCDs
- Driver chip for CPC2 designed and manufactured
- Built lots of electronics to support the detectors
- Extensive tests of stand-alone devices and hybrid bump-bonded assemblies

Second Generation CPCCD : CPC2

ISIS1



CPC2-10

• 6 wafers with single level metal:

* Four CPC2 wafers (3 × 100 Ω.cm/25 μm epi and one 1.5kΩ.cm/50 μm epi)

 \clubsuit Two 100 $\Omega.cm$ wafers sent to VTT for bump bonding

• 2 CPC2 wafers with 2-level metal (buslinefree CCD) delivered

Designed to reach 50 MHz operation

Important milestone for LCFI

• We have another 12 wafers to be processed after evaluation of the present variants

Yield from 4 CPC2 wafers: 71% for CPC2-10, 63% for CPC2-40, 25% for CPC2-70

CPC2



• CPC2-10 (low speed version) works fine, here at 1 MHz clock

- ⁵⁵Fe spectrum at -40 °C and 500 ms integration time
- Noise is a bit too high, external electronics is suspected

Busline-free CPC2



• Devices with 2-level metal clock distribution for high speed (busline-free) have been received

The whole image area serves as a distributed busline

- CPC2 chips bump-bonded to CPR2 have also been received
- Tests will follow immediately

New Ideas: CCDs for Capacitance Reduction



• High CCD capacitance is a challenge to drive because of the currents involved

• Can we reduce the capacitance? Can we reduce the clock amplitude as well?

• Inter-gate capacitance C_{ig} is dominant, depends mostly on the size of the gaps and the gate area

• Open phase CCD, "Pedestal Gate CCD", "Shaped Channel CCD" – new ideas under development, could reduce C_{ig} by ~4!

• Currently designing small CCDs to test several ideas on low clock and low capacitance, together with e2V Technologies

Readout Chips – CPR1 and CPR2



Wire/Bump bond pads

Steve Thomas/Peter Murray, RAL

- 0.25 µm CMOS process (IBM)
- Manufactured and delivered February 2005

CPR2 Test Results



- Parallel cluster finder with 2×2 kernel
- Global threshold

• Upon exceeding the threshold, 4×9 pixels around the cluster are flagged for readout





Thanks to Tim Woolliscroft, Liverpool U

- Tests on the cluster finder: works!
- Several minor problems, but chip is usable
- Design occupancy is 1%
- Cluster separation studies:
 - Errors as the distance between the clusters decreases – reveal dead time
- Extensive range of improvements to be implemented in the next version (CPR2A)
- CPR2A design has started

Clock Drive for CPC2



Johan Fopma/Brian Hawes, Oxford U

Chip Driver CPD1:

- Designed to drive the outer layer CCDs (127 nF/phase) at 25 MHz and the L1 CCD (40 nF/phase) at 50 MHz
- One chip drives 2 phases, 3.3 V clock swing
- 0.35 μ m CMOS process, chip size 3 \times 8 mm²
- CPC2 requires 21 Amps/phase!
- Delivered in October

Transformer driver:

• Requirements: 2 V_{pk-pk} at 50 MHz over 40 nF (half CPC2-40);

• Planar air core transformers on 10-layer PCB, 1 cm square

• Parasitic inductance of bond wires is a major effect – fully simulated;

• Will work with the high speed busline-free CCD

Steve Thomas/Peter Murray, RAL

In-situ Storage Image Sensor (ISIS)

Operating principles of the ISIS:

- 1. Charge collected under a photogate;
- 2. Charge is transferred to 20-pixel storage CCD in situ, 20 times during the 1 ms-long train;
- 3. Conversion to voltage and readout in the 200 ms-long quiet period after the train (insensitive to beam-related RF pickup);
- 4. 1 MHz column-parallel readout is sufficient;

In-situ Storage Image Sensor (ISIS)

• The ISIS offers significant advantages:

Easy to drive because of the low clock frequency: 20 kHz during capture, 1 MHz during readout

 ~100 times more radiation hard than CCDs (less charge transfers)

- Very robust to beam-induced RF pickup
- ISIS combines CCDs, active pixel transistors and edge electronics in one device: specialised process
- Development and design of ISIS is more ambitious goal than CPCCD
- "Proof of principle" device (ISIS1) designed and manufactured by e2V Technologies

Column transistor

OUT

Tests of ISIS1

Tests with 55Fe source

- The top row and 2 side columns are not protected and collect diffusing charge
- The bottom row is protected by the output circuitry
- ISIS1 without *p*-well tested first and works OK
- ISIS1 with *p*-well has very large transistor thresholds, permanently off re-run agreed with e2V

Mechanical Support Studies

- Goal is 0.1% X_0 per ladder or better, while allowing low temperature operation (~170 K)
- Active detector thickness is only 20 µm
- Unsupported silicon
 - Stretched thin sensor (50 μm), prone to lateral deformation
 - Fragile, practically abandoned
- Silicon on thin substrates
 - Sensor glued to semi-rigid substrate held under tension
 - Thermal mismatch is an issue – causes the silicon to deform
 - Many studies done for Be substrate
- Silicon on rigid substrates
 - Shape maintained by the substrate
 - Materials with good thermal properties available
 - Foams offer low density and mass while maintaining strength

Stephanie Yang, Oxford U

Mechanical Support Studies

- RVC (Reticulated Vitreous Carbon) and silicon carbide are excellent thermal match to silicon
- Silicon-RVC foam sandwich (~ 3% density)
 - Foam (1.5mm thick), sandwiched between two 25 µm silicon pieces required for rigidity
 - Achieves 0.09% X₀
- Silicon on SiC foam (~ 8% density)
 - Silicon (25 μm) on SiC foam (1.5mm);
 - Achieves 0.16% X₀
 - 0.09% X₀ possible with lower density foams (< 5%)

Thanks to Erik Johnson, RAL

Conclusion and Plans

- Detector R&D is progressing very well
- CPCCD program most advanced:
 - Second generation high speed CPCCD will be evaluated
 - Hybrid assemblies CPC2/CPR2 delivered, tests imminent
 - Programme for capacitance and clock amplitude reduction is underway
 - Driver system under development
 - CMOS driver chip already designed and delivered
 - Transformer drive also pursued
 - ***** Third generation CMOS readout chips for CPC1/2 in design stage
- ISIS work:
 - "Proof of principle" device works
 - Design of second generation, small pixel ISIS2 will follow next year
- Mechanical support aims at \leq 0.1% X₀ using modern materials

Visit us at http://hepwww.rl.ac.uk/lcfi/

Extra Slides

the first from the part and and the she will not you get and and	
医静脉管 化合物 化合物 化合物 法有法 法有法 法有法 法有法 法有法 法有法 法法法 法法法 计算法 计算法 计算法 化合物	
The set of the set	
and the second	
Charles and the state of the second s	
THE REAL FOR THE TAX AND TAX AND AND TAX AND AND AND AND AND AND AND	
the part of the parties of the parti	
the second se	
 	
we see the see the tow the life the tig tig the tig the	
the set with any first operation with the start share the start for the start start	
the are the set of the top the the the the the the test the	
and the second	
医细细细细细细细细细细细细细细 细细细细细细细细细细细细细细细细细细细细细细	
the sea of the sea of the sea of the sea of the ter the ter the	
and the statistic statistic concernsion of the statistic	
AN IN ALL OR IT ALL ALL ALL ALL ALL ALL ALL ALL ALL AL	
the life and the the tip has his has his the tot the tip the tip the	
the state and the ball has been and the state has been been been been been been been bee	
• • • • • • • • • • • • • • • • • • • 	
and the two the the two	
and the second	
the ball ball have been been been been and the set of the	
and the day of the solute to the section of the solution of the section of the se	
the second se	
建筑和14月6月6月6月6月6日(11月1日)。	
and the set of the set	
the second se	I CONTRACTOR OF CONTRACTOR
	I STATE TO A STATE OF THE STATE
	In the second of the second seco
and the second of the second o	
2010年1月1日日にした。1月1日日日に、1月1日日日	
the second	
	I the second sec
the second s	
	D-ALE MARTING

CPC1/CPR1 Performance

5.9 keV X-ray hits, 1 MHz column-parallel readout

- First time e2V CCDs have been bump-bonded
- High quality bumps, but assembly yield only 30% : mechanical damage during compression suspected
- Differential non-linearity in ADCs (100 mV full scale) : addressed in CPR2

The Column Parallel CCD

- Main detector work at LCFI
- Every column has its own amplifier and ADC requires readout chip
- Readout time shortened by orders of magnitude
- All of the image area clocked, complicated by the large gate capacitance
- Optimised for low voltage clocks to reduce power dissipation

Konstantin Stefanov, CCLRC Rutherford Appleton Laboratory