




# *Where do we go from there: SiLC and its main issues*

**SiLC Satellite Meeting, November 18th 2005**



# R&D Goals

*SiLC is a generic R&D collaboration to develop the next generation of large area Silicon Detectors for the ILC; It applies to all the detector concepts and indeed gathers teams from all 3 detector concepts:*



- Very high precision on momentum and spatial measurements
- Low material budget
- Robustness
- Easy to build and to work with
- Low cost

❖ *SILC R&D offers a unique framework to compare tracking performances between the various detector concepts.*

❖ *Main difference between the detector concepts = tracking system*

## To achieve these goals:

- R&D on sensors
- R&D on Electronics
- R&D on Mechanics

*together with developing the appropriate tools:*

- ❖ Test benches
- ❖ Calibrations and Monitoring
- ❖ Simulations
- ❖ Test Beam

# R&D on Sensors

- **Silicon strips are the baseline with:**
  - Larger size wafers, single and double sided
  - Thinner/Thinning
  - Smaller pitch
  - High yield
  - Eventually different shapes
- **Possibility to use new technos in some regions:**
  - **Pixelization:** Pixels, DEPFET, MAPS/FAPS, SOI

## ***In order to achieve this R&D:***

- ❖ Lab test bench for full characterization of the sensors (most Labs in SiLC) *with a continuous upgrade.*
- ❖ Fabrication line for new ideas on sensors at various Institutes (Korean Institutes, Helsinki U., IMB-CNM/CSIC)
- ❖ Process Quality Control and sensor characterization (Vienna, Karlsruhe, Korea, Helsinki)
- ❖ Medium size fab line for small size production (looking at different such places, in Europe and Asia for the time being)
- ❖ Transfer to Industry for full production (presently Hamamatsu but could evolve).

# R&D on Electronics

The Si tracking system includes: a few 100m<sup>2</sup>, a few 10<sup>6</sup> strips  
Events tagged every bunch (300ns) during the overall train (1 ms)  
Data taking/pre-processing ~ 200 ms  
Occupancy: < a few %

## Requested features for FE chip:

Low noise preamplifiers  
Shaping time (from 0.5 to 5  $\mu$ s,  
depending the strip length)  
Analogue sampling  
Highly shared ADC  
Digitization @ sparsification  
Very low power dissipation  
Power cycling  
Compact and transparent  
Choice of DS $\mu$ E & go to VDSM




**First LPNHE prototype fulfills  
most of these requirements**

## Other electronics issues:


Time measurement  
Calibration/Monitoring  
of the electronic chain  
Connectics  
Cabling  
Integration into DAQ  
Data taking/pre-processing  
✓ On detector  
✓ Outside detector  
✓ Bunch tagging



**Will be discussed at the SiLC  
Meeting, Friday Nov. 18th**




## R&D on Mechanics concentrates on:



- ❖ CAD design of Si tracking components: essential for baseline design studies of detector concepts
- ❖ Elementary module design in close collaboration with FE electronics designers
- ❖ Large structure: robust, light, easy to build
- ❖ Materials
- ❖ Positioning & alignment
- ❖ Cooling
- ❖ Robotisation & Industry transfer
- ❖ Integration issues

For all these items new solutions must be found



# The tools:

- ❖ **Lab test benches:**

*Dedicated test bench to be developed to test: VDSM chips, cooling studies, position monitoring and alignments, sensor characterization etc... Facilities already existing in some case have to be further developed/adapted to new developed techniques.*

- ❖ **Position Monitoring and Alignment**

*(Michigan U. , IFCA-Santander)*

*Presently two complementary systems: C. Rivero's presentation at SiLC Meeting on Friday.*

- ❖ **Simulations (see next & M. Berggren's talk)**

- ❖ **Test beams (see next & Z. Dolezal's talk at SiLC meeting)**

The program prepared for today by Thomas Bergauer, Manfred Krammer and ASN tries to cover all these topics. Manfred Krammer had the idea to organize this first collaboration meeting as a satellite meeting to this ECFA ILC Workshop.



9h -10h 25' 25' 10'	<p><b><i>What are we learning from:</i></b></p> <p>CMS experience: <b><i>Gabriella Pasztor (CERN)</i></b></p> <p>ATLAS experience: <b><i>Salvador Marti (IFIC-Valencia)</i></b></p> <p><b><i>Where do we go from there: SiLC and its main issues</i></b></p>
10h- 11h 20' 20' 20'	<p><b>R&amp;D on sensors</b></p> <ul style="list-style-type: none"> <li>▪ New strip sensors developments (larger wafer, thinning..) <b><i>and</i></b></li> </ul> <p>New pixel technologies for large surface: <b><i>M. Merkin (Moscow.St.U.) and Steve Worm (Rutherford Lab)</i></b></p> <ul style="list-style-type: none"> <li>▪ Quality control: <b><i>Thomas Bergauer, HEPHY-Vienna</i></b></li> </ul>
<b><i>11h-11h20</i></b>	<b><i>Coffee/Tea break</i></b>
11h20-1h 30' 20' 30' 20'	<p><b>R&amp;D on Electronics</b></p> <ul style="list-style-type: none"> <li>▪ Very deep sub micron F.E. electronics: <b><i>J. F. Genat, LPNHE</i></b></li> <li>▪ Readout issues: <b><i>Ledu (CEA Saclay)</i></b></li> <li>▪ Pitch adapters, packaging, cabling: new techs <b><i>M.Lozano, CNM</i></b></li> <li>▪ The UCSC Font End Chip: <b><i>Bruce Schumm, UCSC</i></b></li> </ul>
<b><i>1h – 2h</i></b>	<b><i>Lunch break</i></b>

<p>2h -3h30</p> <p>15'</p> <p>20'</p> <p>20'</p> <p>15'</p> <p>30'</p>	<p><b>Mechanics R&amp;D</b></p> <ul style="list-style-type: none"> <li>▪ CAD design for the various Si tracking components: <ul style="list-style-type: none"> <li>&gt;&gt; The Si Tracker in the SiD concept: <i>Bill Cooper (FNAL)</i></li> <li>&gt;&gt; The Si Tracker in a Large Detector: <i>H. Yamamoto</i></li> </ul> </li> <li>▪ Elementary modules: from tiles to ladders: <i>B Cooper +F. Kapusta</i></li> <li>▪ Thermo-mechanical studies: the cooling issues <i>A. Savoy-Navarro</i></li> <li>▪ Position Monitoring and Alignment systems: <i>Celso Rivero IFCA &amp; for K. Riles and Hai-Jun Yang (University of Michigan)</i></li> </ul>
<p><b>3h40</b></p>	<p><b>Coffee break</b></p>
<p>4h00 –</p> <p>20'</p> <p>20'</p>	<p><b>Simulation studies: First performance studies of jet rejection using a pixel based detector: <i>Marco de Mattia (Padova U.)</i></b></p> <p><b>General discussion on full simulation issues GEANT4 based</b></p>
<p>4h40-</p> <p>5h10</p>	<p><b>Test benches/Test beams: <i>Zdenek Dolezal, Charles U. Prague</i></b></p>

**Last but not least: let's fix the next meeting!**

**Important coming issues: DOD in March and CDR of detector concepts end 2006; Plus forthcoming test beam(s)**

This document was created with Win2PDF available at <http://www.daneprairie.com>.  
The unregistered version of Win2PDF is for evaluation or non-commercial use only.