


CMOS Sensors for the JRA-1 Beam Telescope

Marc Winter (IPHC/ex-IReS/Strasbourg)

on behalf of the JRA-1 team

OUTLINE

- **Reminder on CMOS sensor technology**
- **Plans for JRA-1 beam telescope :**
 - ⊕ Demonstrator
 - ⊕ Final set-up
- **Sensors for the BT demonstrator :**
 - ⊕ Status of sensor fabrication
 - ⊕ Expected performances (based on former prototypes)
- **Sensors for the final BT set-up :**
 - ⊕ Status of development
 - ⊕ Next steps
- **Summary**




p-type low-resistivity Si hosting n-type "charge collectors"

- signal created in epitaxial layer (low doping):
 $Q \sim 80 \text{ e-h} / \mu\text{m} \mapsto \text{signal} \lesssim 1000 \text{ e}^-$
- charge sensing through n-well/p-epi junction
- excess carriers propagate (thermally) to diode with help of reflection on boundaries with p-well and substrate (high doping)


⇒ thickness of epitaxial layer is of striking importance

→ find the right fabrication process




Specific advantages of CMOS sensors:

- ◇ Signal processing μ circuits integrated on sensor substrate (system-on-chip) \mapsto compact, flexible
- ◇ Sensitive volume (\sim epitaxial layer) is $\sim 10\text{--}15 \mu\text{m}$ thick \longrightarrow thinning to $\gg 100 \mu\text{m}$ permitted
- ◇ Standard, massive production, fabrication technology \longrightarrow cheap, fast turn-over
- ◇ Attractive balance between granularity, mat. budget, rad. tolerance, r.o. speed and power dissipation
- ◇ May be operated at room temperature




- **BT demonstrator (Summer 2007)** \rightarrow specific application of well tested architecture :
 - ⊕ $< 1 \text{ cm}^2$ sensors with analog output (and no integrated CDS)
 - ⊕ read-out frequency $\sim 1 \text{ kframe/s}$
 - ⊕ $\sim 2 \mu\text{m}$ resolution in BT arms
 - ⊕ $\lesssim 1 \mu\text{m}$ resolution on DUT surface

- **Final BT (\lesssim Summer 2009)** \rightarrow application of fast architecture under development :
 - ⊕ $\gtrsim 2 \text{ cm}^2$ sensors with digitised output (after integrated CDS)
 - ⊕ read-out frequency $\sim 5 - 20 \text{ kframe/s}$
 - ⊕ $\sim 2 - 4.5 \mu\text{m}$ resolution in BT arms
 - ⊕ $\lesssim 1 \mu\text{m}$ resolution on DUT surface



Real Size Sensors for the Beam Telescope Demonstrator




AMS 0.35 OPTO engineering run (submitted end of June):

- ⊕ 2 + 4 wafers (8" \Rightarrow \sim 50 reticles/wafer) ⊕ 2 epitaxy thicknesses : \sim 11 and 16 (?) μm
- ◇ triggered by MIMO★-3 (= MIMOSA-20) fabrication :
 - 200 kpixels, \sim 2 cm², 2 // outputs, $t_{r.o.} \lesssim$ 4 ms
- ◇ total cost \sim 100 keuros (foundry) + 10 keuros (dicing & thinning)
 - + 10 – 20 keuros (steering & r.o. specific PCB)
- ◇ includes 8 other chips :
 - * MIMOSA-16 : fast col. // architecture \rightarrow final BT arms
 - * MIMOSA-17 (MIMO★-3M) : 0.8 x 0.8 cm², rad.tol., 800 μs
 - \hookrightarrow demonstrator BT arms
 - * MIMOSA-18 (IMAGER) : precision \lesssim 1 μm
 - \hookrightarrow sub-micron resolution on DUT surface
 - * Flash-ADC, amplification micro-circuits, etc.
 - \hookrightarrow Final BT arms



Time line :

- ◇ 2 wafers back from foundry to CMP \mapsto available (diced) in Strasbourg by the end of this week
- ◇ first test results by end of 2006 : in particular fabrication yield,
 - 2007 : assessment of chip performances, specific performances of \sim 16 μm epitaxy






■ Will equip EUDET telescope demonstrator (e.g. 2 arms of 3 planes)


↳ commissioning in Summer 2007 at DESY

■ Medium size copy of STAR final sensor prototype :

(65 000 pixels instead of 205 000)

- ✳ manufactured in AMS 0.35 μm OPTO techno.
with $\gtrsim 11 \mu m$ and $\sim 16 \mu m$ epitaxial thickness
↳ tests foreseen at DESY, INFN, IPHC early 2007
- ✳ ionising rad. hard pixel design (validated with MIMOSA-11/-14)
- ✳ 4 matrices of 64 x 256 pixels (30 μm pitch) treated in //
↳ active area of $\sim 8 \times 8 \text{ mm}^2$
- ✳ 4 parallel analog outputs at 10 (or 20) MHz
↳ frame r.o. time = 1.6 ms (or 800 μs)
- ✳ integrated JTAG logic for steering
- ✳ works at room temperature







- May equip DUT surface \rightarrow provide high resol. despite mult. scattering


\rightarrow commissioning in Summer 2007 at DESY (?)

- Design close to MIMOSA-17 with smaller pitch :


(260 000 pixels instead of 65 000)

- * manufactured in AMS 0.35 μm OPTO techno.
with $\gtrsim 11 \mu m$ and $\sim 16 \mu m$ epitaxial thickness
 \rightarrow tests foreseen at IPHC \gtrsim Nov. '06
- * 4 matrices of 256 x 256 pixels (10 μm pitch) treated in //
 \rightarrow active area of $\sim 5 \times 5 \text{ mm}^2$
- * 4 parallel analog outputs at 10 (or 20) MHz
 \rightarrow frame r.o. time = 6.4 ms (or 3.2 ms)
- * works at room temperature







Established Performances of AMS-0.35 OPTO Technology




Several MIMOSA chips tested on H.E. beams (SPS, DESY) \rightarrow well established performances :

- Best performing technology: AMS 0.35 μm OPTO
(11–12 μm epitaxy \rightarrow "20 μm " option tests in Fall'06)
- $N \sim 10 e^- \rightarrow S/N \gtrsim 20 - 30$ (MPV) $\Rightarrow \epsilon_{det} \gtrsim 99.5\%$
- $T_{oper.} \gtrsim 40^\circ C$
- Macroscopic sensors : MIMOSA-5 ($\sim 3.5 cm^2$; 1 Mpix)
 \rightarrow MIMOSA-17 = new generation for EUDET BT



Mimosa 9. Efficiency VS Fake




Efficiency vs rate of fake clusters :

- vary cut on seed pixel : 6 \rightarrow 12 ADC units ($\approx 4 - 8 N$)
- vary cut on Σ of Q(crown) : 0, 3, 4, 9, 13, 17 ADC units

$\Rightarrow \epsilon_{det} \sim 99.9\%$ for fake rate $\sim 10^{-5}$


\rightarrow track reconstruction ambiguities ~ 0

data rate from electronic noise ~ 0



Single point resolution versus pixel pitch:


- ⊞ clusters reconstructed with eta-function, exploiting charge sharing between pixels
- ⊞ $\sigma_{sp} \sim 1.5 \mu\text{m}$ (20 μm pitch)
 $\rightarrow \sigma_{sp} \lesssim 2 \mu\text{m}$ (30 μm pitch)
- ⊞ obtained with signal charge encoded on 12 bits




σ_{sp} dependence on ADC granularity:

- ⊞ minimise number of ADC bits
 \rightarrow minimise dimensions, $t_{r.o.}$ & P_{diss}
- ⊞ effect simulated on real MIMOSA data
 (20 μm pitch ; 120 GeV/c π^- beam)


▷▷ $\sigma_{sp} < 2 \mu\text{m}$ (4 bits) \rightarrow 1.7–1.6 μm (5 bits)
 (MIMOSA-9 : 20 μm pitch; T= + 20°C)




- ⊞ Warning : results based on simple pixel ($N \lesssim 10 e^- \text{ ENC}$)
 \Rightarrow rad. tol. pixel integrating CDS ($N \lesssim 15 e^- \text{ ENC}$) not yet evaluated



- Numerous studies performed with X-Rays (10 keV), γ (^{60}Co), e^- (9.4 MeV), n (~ 1 MeV)
 - Sensor radiation tolerance depends on fabrication techno., pixel design, T, $t_{r.o.}$, ...
 - DESY beam (e.g. $10^4 e^- / \text{cm}^2 / \text{s}$) :
 - ⊕ Integrated dose : ~ 3 kRad / yr
 - ⊕ Fluence : $\sim 10^{10} n_{eq} / \text{cm}^2 / \text{yr}$
 - Demonstrated radiation tolerance at room temperature :
 - ⊕ Integrated dose : $\gtrsim 100$ kRad – 1 MRad
 - ⊕ Fluence : $\sim 10^{12} n_{eq} / \text{cm}^2$
- ⇒ Sensors are already adapted to long term running conditions at DESY



Sensors foreseen for the Ultimate Beam Telescope




⇒ Improvements focus on sensors equipping the arms (not DUT surface) :


- Increase of read-out speed by one order of magnitude :
 - ⊕ Demonstrator provides frame read-out time of 1.6 ms (possibly 800 μs)
 - ⊕ Final sensors will provide frame read-out time $\sim 100 \mu s$ (possibly $\sim 50 \mu s$)

- Extension of sensitive area by factor 3.5 :
 - ⊕ Demonstrator sensitive area : 7.68 x 7.68 mm²
 - ⊕ Final sensor sensitive area : 20.48 x 10.24 mm²
 - encompasses width of ILC-VD sensors

- Integrate several other improvements resulting from R&D progress
(➤ signal amplification, data compression, etc.)





- **3 micro-circuit components developed in parallel :**
 - ⊕ **column // architecture with binary output**
 - ⊕ **ADCs to be integrated at end of each column**
 - ⊕ **∅ micro-circuits to be integrated downstream of each ADC**
- **Sharing of tasks :**
 - ⊕ **Col. // architecture design : DAPNIA & IPHC**
 - ⊕ **ADC designs : LPC-Clermont, LPSC-Grenoble, DAPNIA, IPHC**
 - ⊕ **∅ micro-circuit design : IPHC (possibly others ...)**
 - ⊕ **chips characterisation : IN2P3 (several labs), DAPNIA, DESY et al., INFN (several labs)**
- **2 design options under consideration :**
 - ⊕ **Sensors with binary encoding of signal charge : most straightforward**
 - ⊕ **Sensors with 4- or 5-bit ADC encoding : will provide twice better spatial resolution**



MIMOSA-16 design features :


- Fab. via STAR engin. run (Summer '06)
- AMS-0.35 OPTO translation of MIMOSA-8
 - ↔ $\sim 11\text{--}16 \mu\text{m}$ epitaxy instead of $\lesssim 7 \mu\text{m}$
- 32 // columns of 128 pixels (pitch: $25 \mu\text{m}$)
- on-pixel CDS (repeated at end of each column)
- discriminator at end of each column
- 4 sub-arrays :
 - ✳ 2 alike MIMOSA-8 (2 different pitches)
 - ✳ 1 with ionising radiation tol. pixels
 - ✳ 1 with enhanced in-pixel amplification (against noise of read-out chain)



24 col. with discrim.

Next steps :

- back from foundry $<$ end Oct. '06 \longrightarrow lab tests \gtrsim Nov. '06 \longrightarrow beam tests \gtrsim Summer 2007
- next generations :
 - ✳ "large" prototype (320 columns of 256 pixels, $16 \mu\text{m}$ pitch, integrated \emptyset micro-circuits) ???
 - ✳ small prototypes with ADCs replacing discriminators



■ Several different ADC architectures under development at IN2P3 and DAPNIA


- ⇌ LPCC (Clermont) : flash 4+1.5-bit ADC \mapsto 1st proto tested, 2nd proto back from foundry
- ⇌ LPSC (Grenoble): Ampli + semi-flash (pipe-line) 5-bit ADC \mapsto 1st proto tested, 2nd proto under test
- ⇌ DAPNIA (Saclay) : Ampli + SAR (4- and) 5-bit ADC \mapsto 1st proto under test
- ⇌ IPHC (Strasbourg) : SAR 4-bit and Wilkinson 5-bit ADCs: 1st proto to be submitted end Oct. '06

▶▶▶ Present outcome of development :


- * Dominant differences between architectures : \sim factor 2 in power & speed
- * Modest differences expected in single point resolution

■ Next steps :

- ⇌ Final ADC designs expected to come out in 2007
- ⇌ Submission of 1st col. // pixel array proto equipped with ADCs & $\emptyset \gtrsim$ end 2007



Prospect on Development of Final Sensors




- **Geometry :**

- ⊕ 1024 columns of 512 pixels
- ⊕ 20 μm pitch ($\rightarrow \sigma_{sp} < 2.5 \mu m$)
- ⊕ Sensitive area = 20.48 x 10.24 mm²


- **Functionnalities :**

- ⊕ pixels with integrated CDS (possibly repeated at end of column)
- ⊕ sensor with integrated 4-/5-bit ADC
 - ▷ ADC possibly preceded by discri. \rightarrow 1 ADC for 8 - 16 col. ?
- ⊕ \emptyset micro-circuit integrated downstream (?) of ADCs



- **Read-out speed (adapted to DESY beam) :**

- ⊕ default $t_{r.o.} = 512 \text{ lines} / 5 \text{ MHz} \sim 100 \mu s$
- ⊕ flexible clock frequency : e.g. 1 – 10 MHz $\rightarrow t_{r.o.} \sim 500 - 50 \mu s$



● **Baseline assumptions :**

- ⊞ sensor made of 1024 col. of 512 pixels $\rightarrow \sim 5 \cdot 10^5$ pixels / frame
- ⊞ $t_{r.o.} = 100 \mu s \rightarrow 10$ kfps (can be twice more or twice less)
- ⊞ $\lesssim 5$ hits / frame
- ⊞ noisy pixel rate $>$ threshold $\lesssim 10^{-4} \rightarrow$
- ⊞ pixel data size = 2 Bytes
(10 bits of address & 5 bits for charge)


● **Data rate from pixel noise :**


- ⊞ 50 pixels / frame $\rightarrow 1$ MB/s

● **Data rate from beam particle hits :**

- ⊞ 5 hits of 9 pixels / frame $\rightarrow 1$ MB/s

\Rightarrow Total < 1 kB/frame \rightarrow few MB/s only





- **Geometry :**


- ⊕ 1280 columns of 640 pixels
- ⊕ 16 μm pitch ($\rightarrow \sigma_{sp} < 5 \mu m$)
- ⊕ Sensitive area = 20.48 x 10.24 mm²

- **Functionnalities :**


- ⊕ pixels with integrated CDS (possibly repeated at end of column)
- ⊕ column ended with integrated discriminator \rightarrow binary encoding of charge
- ⊕ \emptyset micro-circuit integrated downstream of discriminators

- **Read-out speed (adapted to DESY beams):**

- ⊕ default $t_{r.o.} = 640 \text{ lines} / 6.4 \text{ MHz} = 100 \mu s$
- ⊕ flexible clock frequency : e.g. 1 – 10 MHz $\rightarrow t_{r.o.} = 640 - 64 \mu s$




Provisionnal Time Line of Sensor Delivery



- Sensor production based on 5 steps (perhaps only 4, i.e. SP3 included in LP) :

- ⊕ MIMOSA-8 ≡ SP-1 : 25 μm pitch, epi < 7 μm
- ⊕ MIMOSA-16 ≡ SP-2 : 25 μm pitch, epi \sim 11 or 16 μm , rad. tol.
- ⊕ M16+ ≡ SP-3 : like SP-2 but integ. \emptyset , 20 μm pitch (ADC) or 16 μm pitch (binary)
- ⊕ M16++ ≡ LP : like SP-3 but 320 col. of 256 pixels
- ⊕ M16+++ ≡ FS : like LP but 1024 x 512 pixels (ADC) or 1280 x 640 pixels (binary)



- **Sensors for BT demonstrator fabricated** \rightarrow based on already assessed architecture :
 - ⊕ Arms : $8 \times 8 \text{ mm}^2$ – $30 \mu\text{m}$ pitch – $\sim 1 \text{ kfps}$
 - ⊕ DUT surface : $5 \times 5 \text{ mm}^2$ – $10 \mu\text{m}$ pitch – $\sim 200 \text{ fps}$
 - ⊕ Analog outputs
 - \rightarrow Characterisation will start in Nov.-Dec. '06
 - \rightarrow Available for mounting early Spring '07

- **Development of final sensors for BT arm in progress** \rightarrow O(10) faster and 3.5 times larger :
 - ⊕ Arms : $20 \times 10 \text{ mm}^2$ – $\sim 15 - 20 \mu\text{m}$ pitch – $\sim 10 \text{ kfps}$
 - ⊕ Sparsified and digitised signals
 - ⊕ Column // architecture with integrated CDS and discriminator validated
 - ⊕ Compact & fast ADCs under devt \rightarrow expected to converge in 2007
 - ⊕ \emptyset micro-circuits expected to converge by Summer '08
 - \rightarrow Final sensors available by 2009

- **Development of sensors will continue to benefit from synergy with other applications**